

First Named Inventor	Dean Nobunaga
Serial No.	09/648,857
Filing Date	August 25, 2000
Group Art Unit	2185
Examiner Name	Eric Chang
Confirmation No.	5906
Attorney Docket No.	400.002US01

AMENDMENT &
RESPONSE TO
NON- FINAL OFFICE
ACTION

#6/A parj 108-03

Title: ADJUSTABLE TIMING CIRCUIT OF AN INTEGRATED CIRCUIT

## AMENDMENT AND RESPONSE UNDER 37 U.S.C. § 1.111

OCT 2 0 2003
Technology Center 2100

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In response to the Non-Final Office Action mailed June 4, 2003, please consider the following remarks:

## **IN THE CLAIMS**

- 1. (currently amended) An integrated circuit timing circuit comprising:

  a programmable non-volatile fuse circuit; and

  an adjustable delay element coupled to the programmable non-volatile fuse

  circuit, the delay element has a plurality of propagation times selectable in response to

  the programmable non-volatile fuse circuit, the delay element to adjust one of an edge

  position of at least one signal relative to other edges, a plurality of edge positions relative
  to other edges, or a duration of a single signal relative to other signals.
- 2. (original) The integrated circuit timing circuit of claim 1 further comprising a volatile latch circuit coupled between the programmable non-volatile fuse circuit and the adjustable delay element.
- 3. (original) The integrated circuit timing circuit of claim 1 wherein the programmable non-volatile fuse circuit comprises a plurality of flash memory cells.

108,00 ND

10/10/2003 ZJUHRR1 00000037 09648857